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High-performance analog-to-digital converter (ADC) blocks are needed for a very wide range of applications in wireless telecommunications, instrumentation, medical imaging, audio and video processing. Sampling rates in excess of 100 MHz and a hit-resolution of more than 10 bits are usually required to accommodate the very high bandwidth demands in wireless applications [11- [3] , where portability and low power dissipation are very significant concerns. In addition, the increasing trends towards using deep-submicron CMOS technologies and system-level integration create the need to develop compact, high-performance ADC macro blocks that can be realized with mainstream digital CMOS processes and integrated as embedded building blocks in SoC designs.
In this paper, we present the design, verification, system integration and the physical realization of a highspeed analog-digital converter macro (ADC) with 12-bit accuracy. All analog as well as digital sub-blocks of the ADC architecture presented in this work operate on a single clock signal, which significantly simplifies the design while ensuring a more robust performance. Other important features of this ADC include small area, single power supply, low power consumption, capability to operate at very high sampling clock rates, and the ability to handle a wide range of input signal amplitudes.
The presented ADC architecture was realized using a conventional 0.18 micron digital CMOS technology (Foundry: UMC), to ensure the portability for the design. In the following, the main building components of the ADC architecture and the construction of the pipeline stages are discussed in Sections 2 and 3, respectively.
The overall system integration is described in Section 4. Finally, Section 5 provides a summary of conclusions.
Description of the Main Building Blocks
To realize the proposed circuit architecture, four basic building blocks were required: (i) high-speed voltage comparators, (ii) very high bandwidth op-amps with low offset, (iii) high-speed multiplying DAC (capacitive MDAC), and (iv) the digital correction circuitry including a 1 1-bit ripple carry adder. Initially, these key components were designed to meet the desired specifications, and then, the overall physical design of the ADC has heen constructed by following a simple modular approach 141.
The voltage comparator is one of the most important components that dictate the resolution of the overall A D converter as well as the conversion speed of the converter. Several different topologies were studied, all of which were derived from the same basic structure. The full complementary circuit architecture shown in Fig Using the designed voltage comparator as the main building block, a 4-bit flash A/D converter was built which is capable of operating at sampling clock frequencies up to 800 MHz with a signal-to-noise ratio of greater than 22.84 dB. It was verified that the designed 4-bit llash AID converter is capable of processing input signal frequencies up to 80 MHz with 200 MHz sampling clock rate. The SNR plot vs. the sampling frequency is shown in Figure 2 . 
Construction of the Pipeline
The DIA converter play a very critical role in pipelined ADC architectures. Resolution and conversion speed mostly depend on how fast and accurate the DAC can generate its response. Based on the residue amplifier Finally, the performance of the digital pipeline depends critically on the response time of the error correction circuit that includes the 11-bit adder chain. Totally symmetric I-bit full adder circuits were designed and used in a ripple-carry adder chain to facilitate the required Il-bit addition. Typical response time of the
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eleventh carry-out signal is about 1.8 ns, which is sufficient for operation at 200 MHz clock frequency.
System Integration
The pipclined ADC architecture consists of four 4-hit stages, where the necessary error correction is achieved by a hit-overlapping technique. All analog as well as digital sub-blocks of the ADC architecture presented in this work operate on a single clock signal (and its inverse), which significantly simplifies the design while ensuring a more robust performance. The clock signal distribution is based on a balanced clock tree that runs between the analog and the digital pipeline blocks. The ADC architecture was realized using a convcntionalO.18 micron digital CMOS technology (Foundry: UMC), which ensures a lower overall cost and better portability for the design. The mask layout of one 4-bit analog pipeline stage is shown in Figure 8 . 
Conclusions
In this paper, we presented the design, verification, system integration and the physical realization of a fully integrated high-speed analog-digital converter (ADC) macro block with 12-bit accuracy. The entire circuit architecture is built with a modular approach, consisting of identical units organized into an easily expandable pipeline chain. A bit-overlapping technique has been employed for digital error correction between the pipeline stages to reduce possible errors that occur during analog signal processing. The circuit has been realized using 0. I 8 mm digital CMOS technology. The presented ADC architecture qualifies as a very versatile embedded macro block that can be used in deepsubmicron SoC design.
